Home Your Account FAQ Topics Content Submit News Top 10
  Login/Create an Account    

Menu

Amiga600_FPGA.gif Amiga FPGA Accelerator
· Introduction
· Pictures
· Voltage Level Translation
· Sharing ideas
· Who helped?New content !
· Apollo-team chat

Amiga600_FPGA.gif Vampire 600 V1
tree-L2.gif About
tree-T.gif Schematics
tree-T.gif Core
tree-L.gif Soldering
· Terms of service
· Ordering
· Core upload
· Vampire 600 map
· All News

Amiga600_FPGA.gif Vampire 600 V2

Amiga600_FPGA.gif Vampire 1200
· All News

Amiga_Ball.gif Amiga Talk Talk
· Amiga 1200 Coldfire
· Talk regarding A608
· Amiga PPC

icon_members.gif Amiga Repair
· Amiga 600 restoration
· Mouse repair
· Cold solder joint
· Amiga 600 repair
· Keyboard repair

favoritos.gif Amiga Tutorials
· Install WB from WinUAE
· Play HAM Video

som_themes.gif Amiga Testings
· Amiga 600 plays video
icon_community.gif Forum
nuke.gif Downloads
home.gif Web Hosting
som_downloads.gif Web links

Info

Only registered users can shout. Please login or create an account.

Vampire 600 V1: Maybe CLK problems ???
Posted on Thursday, May 30 2013 @ 07:13:57 CDT by majsta

After huge investigation I found out that my design can't run on higher frequencies. Maximum frequency possible is 87.5MHz. System can't work on any higher frequency even on 90MHz is unstable. Best results I come to regarding performance was 6.88Mips at that 87.5MHz and it is achieved when code optimization is done. That's about it! So then I started to wonder that maybe something is wrong with only signal I really need to be stable and coming from Amiga motherboard, 7MHz clock signal. Every other signal is not so important regarding timings and can be adjusted if needed inside FPGA but getting basic clock from Amiga motherboard is essential because we need to have proper detection of rising and falling edges of that clock so we can, using them, define read and write states in MC68K bus cycles. So what I needed is to have Amiga motherboard clock more stable because in process of attaching that clock to FPGA I needed to use ALVC device to solve CMOS to LVCMOS translation. But ALVC device gives delay to Amiga clock and it could make signal unstable. So I needed new approach to introduce 7MHz clock to FPGA and in the same time I needed to solve CMOS to LVCMOS translation without ALVC device to save FPGA from damaging I/O pin. I decided to use BAT54S diode who will protect FPGA I/O from higher voltages and in the same time we will have 7MHz clock inside FPGA without major delay and this time delay will be dependent only from length of copper trace between Amiga motherboard and FPGA. Now, because clock is stable it can be easily adjusted inside of FPGA so rising and falling edges of that clock can be properly detected. Compared 7MHz signals, one coming thru ALVC device and one protected with BAT54S, you can see on picture attached. So maybe this is potential problem ?


Sponsored links

Related Links
· More about Amiga FPGA accelerator
· News by majsta


Most read story about Amiga FPGA accelerator:
HDMI test 1


Article Rating
Average Score: 3.5
Votes: 2


Please take a second and vote for this article:

Excellent
Very Good
Good
Regular
Bad



Options

 Printer Friendly Page  Printer Friendly Page

 Send to a Friend  Send to a Friend


Sorry, Comments are not available for this article.

Re: Maybe CLK problems ??? (Score: 1)
by tnt23 on Thursday, May 30 2013 @ 11:48:42 CDT
(User Info | Send a Message)
What is the timing relation between the two? I cannot figure that from the picture. Seems like one scale tick (like 742, 743) but what exactly these ticks are? Nanoseconds or SignalTap clocks?

Running through the diode does not look great to me. I was thinking on a similar subject, that is, I was interested in taking a close look at bus signals with the oscilloscope with minimum disturbance to the bus, so perhaps putting some high speed opamp buffer might help? Just thinking out loud.



Re: Maybe CLK problems ??? (Score: 1)
by majsta on Thursday, May 30 2013 @ 13:22:45 CDT
(User Info | Send a Message) http://www.majsta.com
Those are signaltapII clocks and signal does not come thru diode. Diode is just used for safety to not let signal goes to VOH CMOS state. Basically diode is even not needed here because clk from Amiga board never rises over 1.53V as I recall but I added diode just for safety reason. Diode has nothing to do with signal delay or disturbance.



Re: Maybe CLK problems ??? (Score: 1)
by Comi on Sunday, June 02 2013 @ 19:09:01 CDT
(User Info | Send a Message)

Da li si prevaziĆĄao ovaj problem, odnosno jesi li na putu ka reĆĄenju?

Pozz


Web site powered by PHP-Nuke

All logos and trademarks in this site are property of their respective owner. The comments are property of their posters, all the rest
You can syndicate our news using the file backend.php or ultramode.txt
Web site engine's code is Copyright © 2003 by PHP-Nuke. All Rights Reserved. PHP-Nuke is Free Software released under the GNU/GPL license.
Page Generation: 0.144 Seconds